

Hardware Scheduler Memory Arrangement




Figure 1

Hierarchical Link Resource Sharing (Variable packet size model)




Figure 2